Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[Moved]: LVS simulation in UMC 65nm technology using cadence

Status
Not open for further replies.
N

nisha gupta

Member level 4
Member level 4
Joined
May 22, 2012
Messages
71
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
Hyderabad, Andhra Pradesh, India
Activity points
1,755
hi
i have simply design a inverter in 65nm and completed layout so that i can understand all layout process in 65nm. i have cleared DRC in LVS i have given the path of rules file. and for inputs i have given file path but i not able to give correct path for layout netlist so it is giving some error. i m attaching the sreenshot of error message. kindly help me out .
 

Attachments

  • error.png
    error.png
    58.9 KB · Views: 169

I see there is a "blank" between inverterlayout. & calibre.gds

Guess Calibre cannot cope with blanks in file_names.
 

Check if your schematic & layout dataBase (streamed back from GDS file) and the extracted dataBase is in your search path.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top