Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[moved] CPU Usage error while doing netlist synthesis

Status
Not open for further replies.

ApTuPr

Junior Member level 1
Joined
Nov 7, 2020
Messages
16
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
99
Capture.JPG


Hi Folks

I have been doing RTL synthesis for given ARM Core M0. I have done synthesis in single Vt and now doing ECO in cadence tempus using Mix-Vt. But I am getting warning/error as shown in given picture. Could you please tell what is missing or exact problem occurring? Please tell me ASAP!!

Thanks in advance
 

You company system admin (or one who is responsible for installing and maintaining the Cadence tools) might be able to give you some solutions.
But you might want to try out once by running this synth task by submitting the job to a high performance machine.
 

You company system admin (or one who is responsible for installing and maintaining the Cadence tools) might be able to give you some solutions.
But you might want to try out once by running this synth task by submitting the job to a high performance machine.

Hi dpaul

Thank you so much for your response but I tried running same script on ARM core M3. It didn't gave this error. Core M3 RTL was much more complicated than this RTL. This M0 RTL is simpler than M3, still it is giving error.
 

Hi dpaul

Thank you so much for your response but I tried running same script on ARM core M3. It didn't gave this error. Core M3 RTL was much more complicated than this RTL. This M0 RTL is simpler than M3, still it is giving error.
the tool decides to parallelize the jobs based on circuit size. your error message implies the synthesis is being distributed to multiple servers but one is not responsive.
 

Thank you so much for your response but I tried running same script on ARM core M3. It didn't gave this error. Core M3 RTL was much more complicated than this RTL. This M0 RTL is simpler than M3, still it is giving error.
The OP seems to think that this is a RTL/Netlist/Script issue. But it is tool issue!
@OP - !(Sam) has a fine grained answer for you.
 

    ApTuPr

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top