HI all,
I have this below mentioned circuit. Here I would like to charge the capacitor but in steps. And these steps will be based on the Vds of MOSFET.(it can be seen in the second image).
I have a shunt resistor (R1) either 1mohm or 2 mohm. So to turn on the NPN, I need atleast 700mV so using a amplifier circuit. (one can modify it or change it).
Maximum current flow is 1 to 6A.
can anyone tell why I am getting so high peak current or how can I adjust this circuitry.
Thanks for the information. I have done my simulation with PMOS circuit and it's worked as per requirement. But i would like to make simulation with NMOS for comparision purpose. I would like to draw some comments on both circuitary. SO I am more intended to work with this.
So if you can modify the circuit, it'd be helpful.
In the below image, I would like to make the current profile.
Theoritically I have to add some comparators in the control loop. Threshold for the comparators will be set based on the vds. For the moment, one is free to opt threshold voltage. (later I will modify it for particular vds voltage).
But main issue i don't know how to implement these comparators that will give the expected result.
do you have any idea?
One possibility. Note Cap raised to 150 uF to get more of a step response.
Note I did not care about current rating of diodes, you would select appropriate parts
to implement. And the values of the R's and Cap.
I still think Crutschow's circuit, post #10, better solution. But that has to also account for the
42 ohm R paralleled with output cap to get a better look at sim.
if you really want a simple solution for SOA (long term).
Use an NTC, electrically in parallel to G-S of the MOSFET but thermally coupled to the MOSFET.
You need a raw (rather high) current limit just to make sure the MOSFET does not heat up too fast.
But when the MOSFET heats up, the NTC becomes low ohmic and thus it reduces V_GS..and the current automatically drops to a safe value.
This way it truely limits power dissipation (or better say MOSFET temperature) independent of of D-S voltage.
* high current at low V_DS
* low current at high V_DS
simple, cheap..
My inclination would be to use a ATTINY85 to take out MOSFET variation device
to device (in case you are making more than one) in Vgs drive, and actually
measure current in circuit, and using code TO adjust the control loop to minimize
startup current (to a target), eg. worst case current peak. Basically a self tuning design,
the power of micros.