Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

MOS Simulation Curves for analog Design

Status
Not open for further replies.

GSarris

Member level 1
Joined
Mar 27, 2009
Messages
41
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
Netherlands
Activity points
1,616
Hello,
I am new to analog design and i try to size my circuits in a structured manner. I have seen some curves here and there like gm/Id, ft*gm/Id and. Excuse me if am asking stupid question, but could you please tell me or give any references that explain the curves one should make to characterize the technology/device in order to perform sizing (for transconductance, ft etc)? Thank you in advance.
George
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top