Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Sure, if you make the NMOS long and skinny such that
it has about half the drive strength of the PMOS with
the NMOS gate tied to VDD, drain to the output, that
will give you a (power hungry and slow) inverter. But
since you have both I recommend you stick to CMOS
design styles, at least when your professor isn't looking.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
