Sure, if you make the NMOS long and skinny such that
it has about half the drive strength of the PMOS with
the NMOS gate tied to VDD, drain to the output, that
will give you a (power hungry and slow) inverter. But
since you have both I recommend you stick to CMOS
design styles, at least when your professor isn't looking.