Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
i designed a loaded monopole and a helical (normal mode) monopole but both using ADK in hfss 12.1, but still couldn't achieve the bandwidth requirement. what should i do to perfectly design a monopole from 30-512 MHz?