Modulation problem help!!

[mahesh690]

Hi,
I am designing a Transmitter using verilog,I want to synthesize the design to FPGA and then get the modulated bits through the MGT(Multi Gigabit Transmitter),my problem is since modulation formats like QPSK have negative constellation points they take more bits than positive constellation points.Any idea how to get around this.

Thanks,
Mahesh

 

[jmpac]

I dont understand you: "negative constellation points imply more bits than possitive constellation"? Why?

 

[mahesh690]

I meant negative numbers take more bits to represent than positive bits(in Verilog)

 

[jmpac]

Maybe you can represent the symbols with both possitive amplitude and phase, instead of real and imaginary parts which can be either possitive or negative.

 

[mahesh690]

I don't think you can represent what you said in verilog ,as far as i know,maybe you can help me.