nanavaras6284
Member level 1
Can anyone provide any details regarding what are the modifications required to be done on the vector file generated from VCD file using vcd2vec utility in Synopsys Nanosim.
And what is the syntax for the *.sig file, if I need to limit the input and output signals in the vector file, so that all the signals in the vcd file are not translated to the vectors (like for intermediate wires in the verilog netlist).
regards,
Saravanan
And what is the syntax for the *.sig file, if I need to limit the input and output signals in the vector file, so that all the signals in the vcd file are not translated to the vectors (like for intermediate wires in the verilog netlist).
regards,
Saravanan