Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Modifying VEC file, after VCD to VEC file conversion

Status
Not open for further replies.

nanavaras6284

Member level 1
Joined
Jan 17, 2009
Messages
32
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,508
Can anyone provide any details regarding what are the modifications required to be done on the vector file generated from VCD file using vcd2vec utility in Synopsys Nanosim.

And what is the syntax for the *.sig file, if I need to limit the input and output signals in the vector file, so that all the signals in the vcd file are not translated to the vectors (like for intermediate wires in the verilog netlist).

regards,
Saravanan
 

tosonal.jain

Junior Member level 2
Joined
Mar 19, 2007
Messages
23
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,283
Activity points
1,404
If you want to convert a vcd file to a vec file you can use finesim simulator's fscript utility.

For this you will require to generate a fscrpt command file
Following is an example of the same

1. Run the verilog vector and generate the VCD dump file.
2. Make a fscript command file.
The following is the sample script for the same.

load vcd quads.vcd
open quad.vec
fset vih 0.9
fset vil 0.1
fset slope 1 ns
vinit
vsignal tclksatpml in bin
vsignal txrpll in bin
vsignal trxdata1* out bin
vsignal txtbias* both bin
vrun
4. run command is
fscript <fscript command file name>
5. run command exit

Note: Points to be noted in the above script:
a) The use of wild card(*) is done in the signals where there are the data bus.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top