Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Mixed Signal/Analog Design in 45nm?

Status
Not open for further replies.

bunda_bindaas

Junior Member level 1
Joined
Mar 29, 2005
Messages
19
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
1,476
What will be the key issues in designing analog/mixed signal blocks in 45nm/65nm CMOS process?

I'm talking about blocks like Bandgap References, PLLs, ADCs etc.

Also design of SOCs in 65nm and beyond have a 95% first-time failure rate. Is that true? What are the potential bottlenecks in first time silicon success for complex SOCs?

Any experts on the forum please elaborate.

Thanks
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top