Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

mixed random/sequential-access memory???

Status
Not open for further replies.

childs72

Member level 1
Joined
Apr 8, 2006
Messages
33
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,542
I wonder is here the right place to post such question, but i am giving it a shoot...

Accessing sequential memory is not efficient when CPU would like to access different memory location.

Sequentially accessing random-access memory asserts address signals over address bus for every access, hence consumes more power.

Why not combine both these 2 design into a mixed Random/Sequential-Access Memory??? As the memory can be accessed either Random-Access (use addr bus) or Sequentially (use control signal, e.g: a "next" bit)?

Or... Pardon me if such design do exist. :p

Thx :)
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top