Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
You need to take care DRC's during routing, but you cant make it zero.
So Use proper methodologies for routing, like spreading nets and avoiding routing congestion. spreading std cells etc
then tool will take care DRC's. Then in the end you can clean up DRC's manually based on violation.
You will have description of DRC based on that you can move Via or net to clean violation.