Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
It completely depends on the mismatch error that could be tolerated by the circuit and is defined by a graph which is related with the technology used. But remember that as the cap value decreases the mismatch error increases. So the minimum cap value is defined for a tolerable mismatch error. Here is the graph for the 0.18 process.