Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

MIM Parasitic Capacitance & Floating Capacitance

Status
Not open for further replies.

viks_iisc

Newbie level 4
Joined
Mar 20, 2009
Messages
6
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,316
Hi Guys,

I am looking for some numbers so as to get an idea of magnitude of top plate and bottom plate parasitic capacitance in MIMCAPs (data for other kind of capacitance implementation is also welcome ;-) ). Can this information be found in PDKs ?? Any paper on it is really welcome.

Second doubt i have got is suppose if i am having a floating capacitance in my circuit. How does it affect my circuit. Does it really affect. My thinking is that a floating capacitance is not really floating due to presence of the parasitic capacitances. Please comment on it.
 

keith1200rs

Super Moderator
Staff member
Joined
Oct 9, 2009
Messages
10,877
Helped
2,064
Reputation
4,128
Reaction score
1,597
Trophy points
1,403
Location
Yorkshire, UK
Activity points
57,276
You should be able to find the capacitance of the lower metal layer in the process documentation. It *should* be included in the model. It can have a significant effect and can be quite a high proportion of the plate capacitance - up to 50%! So, you need to take it into account if the model in the PDK doesn't.

Keith.
 

    V

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top