Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
You must verify certain things with the RAM model first.
There should be a signal called calibration_complete. Please check if that is asserted HIGH at some point as simulation proceeds. Only after that you can W/R from the RAM. Next you need to make sure 0s exist at the address from which you prefer to read.