Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
the simple solution too using something like a pic
is too offset sample using two a/d and an opamp or a cmos chip too extend your a/d's too using 10 bit double clock rate then half sample the input via the cmos chip too two 10 bit a/d
the simple solution too using something like a pic
is too offset sample using two a/d and an opamp or a cmos chip too extend your a/d's too using 10 bit double clock rate then half sample the input via the cmos chip too two 10 bit a/d
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
