Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Microblaze + DDR on a Spartan 3E starter kit

Status
Not open for further replies.

alsig

Junior Member level 1
Joined
Jan 17, 2005
Messages
18
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
160
Hi,

Is it possible to make the microblaze use the DDR memory on the Spartan 3E starter Kit from Xilinx? I have attempted to use the OPB DDR controller and the MCH_OBP DDR controller by every time it fails. As a test I use the EDK-generated memory test.

Are there any particularly parameters that I have to pay extra attention to?

Does somebody have a guide or a "Howto"?

Best Regards
Jens R. Alsig
 

Try to make your first design minimal, no EMAC for example.
Then make sure the configuration jumpers (J30) are set for JTAG (0:1:0) and then power down and power up the board. It is a known bug that if the FPGA is already loaded with a design (the initial design for example) the iMPACT fails to correctly program your new design.
 

    alsig

    Points: 2
    Helpful Answer Positive Rating
benradu said:
Then make sure the configuration jumpers (J30) are set for JTAG (0:1:0) and then power down and power up the board. It is a known bug that if the FPGA is already loaded with a design (the initial design for example) the iMPACT fails to correctly program your new design.

Thanks this helped. Now the memory test passed.

Jens
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top