Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

methods to eliminate clock skew

Status
Not open for further replies.

biku777

Newbie level 5
Joined
Nov 21, 2009
Messages
8
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
india
Activity points
1,335
clock_skew elimination

what are the different methods to eliminate clock skew???
 

hi,

what do you really mean eliminate?

in real world clocks will surely have skews, only thing what is there is ways to reduce skew, how to use skew to achieve our results, how to model skews in our flows and win even with that uncertanity in reality, unfortunately we cannot eliminate clock skew.

myprayers,
 

what are the ways to reduce clock skew?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top