hodahussein
Full Member level 2

hi
what is difference between Memory module via HDL inference and VHDL component instantiation?
i need for simply comparison
thanks
what is difference between Memory module via HDL inference and VHDL component instantiation?
i need for simply comparison
thanks