I have several VHDL modules, which i will synthesize in Mentor Graphic Precision Synthesis.Later i plan to programm the synthesized design in Altera Cyclone FPGA.Now my question is about the assignment of the ports with pin in Altera Cyclone.How to do the pin assignment in Mentor Graphic HDL Designer FPGAdv??