Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Memory shadow logics

Thread starter yuhiub90
Start date Jan 27, 2015

Status: Not open for further replies.

Jan 27, 2015

#1

Y

yuhiub90

Member level 2

Member level 2

Hi guys, what are the shadow logics around memory. Are they the read/write or address decoding logics? Correct me If I am wrong.
Thanks.

Status: Not open for further replies.

Similar threads

Memory Stitching during scan
- Started by Mak444
- Sep 8, 2024
- Replies: 1
ASIC Design Methodologies and Tools (Digital)
F
data bus width difference between processor and memory
- Started by fragnen
- Oct 14, 2024
- Replies: 11
ASIC Design Methodologies and Tools (Digital)
J
[SOLVED] memory compiler license cannot load correctly.
- Started by Jordon
- Jan 24, 2024
- Replies: 2
ASIC Design Methodologies and Tools (Digital)
F
Simultaneous read and write in memory
- Started by fragnen
- Dec 10, 2023
- Replies: 10
ASIC Design Methodologies and Tools (Digital)
J
Question when Memory placing in floorplan
- Started by JasonJung
- Oct 6, 2023
- Replies: 3
ASIC Design Methodologies and Tools (Digital)

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.

Accept Learn more…

Top