Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Memory Control Block DDR3 with Spartan-6 (VHDL/ Tutorial)

Status
Not open for further replies.
S

samthany

Newbie level 4
Joined
Apr 16, 2010
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Germany
Activity points
1,305
Hi friends,

Could somebody provide me sample designs or projects of Spartan-6 DDR3 Memory controller interface with MIG (Memory Interface Generator) ?

The reference design from Xilinx is confusing and complicated..Please Help me!

Thank you!
Sam
 

about creating ddr3 ram block(shematic)?
in other word about how you can use mig?
-----------------------------------------
sorry for my bad english
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top