Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Memory cell array design in Mentor Graphics

Status
Not open for further replies.

labonnah_deep

Newbie level 3
Joined
Aug 19, 2014
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
20
Hi,
I want to know whether it is possible to design a memory cell array in Mentor Graphics for EEPROM? Does anyone give me any example of the design/circuit? Need your expert advice.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top