Continue to Site

Welcome to

Welcome to our site! is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Memory addressing and capacity


Advanced Member level 2
Nov 3, 2018
Reaction score
Trophy points
Activity points
Hi, my question is regarding this memory chip which is mt41k256m16tw-107-it. I guess this is 4 Giga bits memory or in other words it is 512 Mega bytes, right ?

I just have seen in one schematic, see attachment that the addressing pins are from A0 to A14 and the data pins are 16 (D0 to D15). With 15 bit addressing how can we have 512 Mega bytes ?

What if only A0 to A12 are connected to the FPGA and T3 and T7 which are A13 and A14 are not connected.

How much memory in Mega bytes we still can have with address pins A0 to A12 ? I am not sure how the Banks need to include in calculations.


  • Untitled 115.png
    Untitled 115.png
    79 KB · Views: 88
Last edited:
If A13 and A14 are not connected then how much memory in Mega bytes one can have with addressing A0 to A12 connected to custom FPGA development board ?
Do you mean that the same address A [0:14] is used for row and the same address is used for column ?

2 ^ 10 = 1 Kilo
2 ^ 20 = 1 Mega
2 ^ 30 = 1 Giga

I think I am getting it now for the memory MT41K256M16 - 32 Meg x 16 x 8 banks

Row Address: A[14:0]
Bank Address: BA[2:0]
Column address: A[9:0]

Which are 15 + 3+ 10 = 18 address lines and they can address up to 256 Mega locations, right ? and each location has 16 bit data so that makes 512 Mega Byte, right ?
Last edited:

LaTeX Commands Quick-Menu:

Part and Inventory Search

Welcome to