Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Measuring full system of network on chip performance

Status
Not open for further replies.

kian_mary

Newbie level 2
Joined
Jul 26, 2017
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
13
hello
I have implemented a network on chip in Xilinx Ise (the routers and the links). the codes are in verilog language.
now, I want to measure full-system performance, and leverage FeS2 (simics)
for x86 simulation (I have simulated NoC in xilinx ISE before), and then run PARSEC workloads with 16 threads on a 16-core CMP.
please explain how can I do this, step by step.
thank you
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top