Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

meaning of this statement "data<=8'h44" in verilog code?

Status
Not open for further replies.

Vimalab

Banned
Newbie level 6
Joined
Oct 1, 2014
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Visit site
Activity points
0
What is the meaning of this statement "data<=8'h44" in verilog code?
 

data <= 8'h44 plz tell which statement is true?

Data <= 8'h44

means here data input is 00101100(binary format of 44)

or

data input is 8 bit its taking hexa value as 44.


In both which statement is true?
 

In Verilog both means the same. You can assign the value in any format like hex,decimal, binary... All are one and the same
 

Data <= 8'h44

means here data input is 00101100(binary format of 44)

or

data input is 8 bit its taking hexa value as 44.


In both which statement is true?
'h means hexidecimal
'd decimal
'b binary
So 8'h44 equals 8'd68 equals 8'b_0100_0100

Regards
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top