Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

meaning of synchronization in DVB receiver

Status
Not open for further replies.

senmeis

Full Member level 2
Joined
Nov 26, 2014
Messages
149
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
2,386
Hi,

I’m reading the description of the DVBS2 FrameSync block for DVBS2 receiver in SystemVue:

1. A scheme to correlate on both the SOF and PLSCODE differentially is used for frame1 synchronization. The shift registers in the circuit can be partitioned into two sections. The first is associated with SOF, the second with PLSCODE. There are in total 57 taps associated with the 89 registers. In the first part, 25 of them are associated with the pair-wise difference of SOF. In the second part, 32 nonzero taps are associated with PLSCODE since only 32 out of the 64 differentials are known. The taps associated with the shift register for computing the correlation can be obtained as follows. First set all the registers to zero, then shift the modulated SOF and a modulated and scrambled codeword of PLSCODE into the circuit. Once the rightmost register becomes nonzero, the tap associated with a register is just the complex conjugate of the content of the corresponding register. Given that the modulated SOF and PLSCODE take only ±1, ±i, the taps only take these four possible values as well.
2. When used for frame synchronization, the incoming signal arriving at the correlator is2. sampled at one sample per symbol. It is first differentially decoded and the resulting samples are then sequentially shifted into a shift register of length 89. The contents of the shift register are multiplied with the taps. The first 25 and the last 32 values at the output of the multipliers are separately summed together in two different branches. The outputs of the two summers are respectively added and subtracted to produce two values. The maximum of the absolute value out of the two branches is the final output of this correlation circuit.
3. The output is then further processed by a peak search algorithm

As far as I understand this block shall find the header of each data segment and delete all garbage data before the header. Is it correct?

Senmeis
 

KlausST

Super Moderator
Staff member
Joined
Apr 17, 2014
Messages
22,999
Helped
4,714
Reputation
9,444
Reaction score
5,080
Trophy points
1,393
Activity points
152,384
Hi,

it´s not synchronisation ... it´s "frame_synchronisation".
It means the data is sent in frames. And you need to detect start and end of the frames and further processing should be synced to the incoming frame rate.

garbage data before the header.
For sure, if you don´t have data for o complete frame ...it is useless, you can´t process the data. You simply may ignore it and focus on the next incoming frame.

Klaus
 

senmeis

Full Member level 2
Joined
Nov 26, 2014
Messages
149
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
2,386
Hi,

it´s not synchronisation ... it´s "frame_synchronisation".
It means the data is sent in frames. And you need to detect start and end of the frames and further processing should be synced to the incoming frame rate.


For sure, if you don´t have data for o complete frame ...it is useless, you can´t process the data. You simply may ignore it and focus on the next incoming frame.

Klaus

OK, according to your understanding the output of FrameSync shall be:

Frame1, frame2, ...

The irrelevent data will be ignored. Is it correct?

Senmeis
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top