Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

maximum number of gates ???

Status
Not open for further replies.

umer_366

Member level 2
Joined
May 4, 2010
Messages
44
Helped
4
Reputation
8
Reaction score
4
Trophy points
1,298
Location
Pakistan
Activity points
1,591
hi all
i want to know the maximum number of gates on virtex and spartan family...
also maximum clock speed at which they can run..
thanks
 

Look at the datasheet of the resp family, and you will have some idea of the speeds.

It is ages ago that FPGA vendors used gates to compare their devices.
 

Go and make some googling! these charts available on net, but FPGA are classified with logic cells/elements or slices now a days, so look up for them! Thanks
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top