Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Max Transition Violation Fix

Status
Not open for further replies.

VLSI_Designer

Newbie level 4
Joined
Oct 10, 2004
Messages
7
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
46
max transition violation

Hi ,

I would like to know the causes for the Max transition time violation ???

I heard that two reasons may lead to this violation
1) input delay of the pin is very high ( more than ) the set value in libary
2) do the wire length that leads to the delay.

I would like to know in each case how design compiler would try to fix the violation ! Especially Max Transition Violation.

When to use Gate Sizing and buffering ???
## got confused with these doubts.. and related material is highly appreciated. ###

Thanks
Vlsi_Designer
 

zyphor

Full Member level 1
Joined
Nov 22, 2003
Messages
97
Helped
4
Reputation
8
Reaction score
3
Trophy points
1,288
Activity points
816
transition violation

for input, because you have set _dont_touch for the IO cells, so you should not care about them.

for inner violation, you should anlysis them according to the clock frequency. For better waveform, transition should not be more than 20% of the period.
 

tony_taoyh

Full Member level 2
Joined
Oct 20, 2004
Messages
131
Helped
6
Reputation
12
Reaction score
3
Trophy points
1,298
Activity points
1,785
max transition

I also think the max transition is not related with the
input delay...

The max transition is decided by:
(1) input port transition;
(2) input clock transition; (important)
(3) wire length...
(4) Fanout...
(5) Gate drive strength...

wish help you...
To fix max trans vio,
just increase the output driver strength...
but size will increase...

So it is better to consider the function when fix the
max tran vio,....
 

sunspot

Newbie level 5
Joined
Jan 28, 2005
Messages
10
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
96
max transition time violation

the transition is decided by two factors: one is the input slew (transition), one is output load(including wire cap and fanout).
If anyone of them is over the limit of Lookup Table in std cell library, inaccuracy is produced. So, fixing max_transition violation is inevitable.
If input slew is too slow, increment the driver strength.
If output load is too high, add some buffer.
Now, you need look into these two factors.
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top