Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

MAsking on High Speed Traces

Status
Not open for further replies.

dmd4raj

Member level 4
Joined
Jun 23, 2008
Messages
69
Helped
11
Reputation
22
Reaction score
7
Trophy points
1,288
Activity points
1,722
How masking on High speed Traces changes the trace Impedance.Please Explain me in details


Regards
Rajan.k
 

u can analyse the impact by simulating in Hyperlynx
 

the dielectric constant for soldermask is lower than that of air. therefore, for outer layer traces, adding a thin dielectric such as soldermask has the effect of *lowering" the impedance.
 

you need to change the trace width if it fall sin both mask and unmask region to get constant impedance. To view the chage you can use polar software or if you are usig Allegro Expert it can do it for you too.
 

M.Adeel :
Sig Explorer Yes but the calculation tool in cross section is/was very faulty.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top