Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

MAsking on High Speed Traces

Status
Not open for further replies.

dmd4raj

Member level 4
Joined
Jun 23, 2008
Messages
69
Helped
11
Reputation
22
Reaction score
7
Trophy points
1,288
Activity points
1,722
How masking on High speed Traces changes the trace Impedance.Please Explain me in details


Regards
Rajan.k
 

abhi002

Full Member level 5
Joined
Jun 8, 2005
Messages
281
Helped
25
Reputation
50
Reaction score
6
Trophy points
1,298
Location
searching
Activity points
2,721
u can analyse the impact by simulating in Hyperlynx
 

gigahertz

Member level 4
Joined
Dec 13, 2007
Messages
73
Helped
6
Reputation
12
Reaction score
3
Trophy points
1,288
Activity points
1,811
the dielectric constant for soldermask is lower than that of air. therefore, for outer layer traces, adding a thin dielectric such as soldermask has the effect of *lowering" the impedance.
 

M.Adeel

Newbie level 3
Joined
Oct 14, 2009
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Pakistan
Activity points
1,295
you need to change the trace width if it fall sin both mask and unmask region to get constant impedance. To view the chage you can use polar software or if you are usig Allegro Expert it can do it for you too.
 

lhademmor

Full Member level 2
Joined
Oct 22, 2008
Messages
120
Helped
16
Reputation
34
Reaction score
7
Trophy points
1,298
Location
Denmark
Activity points
1,875
M.Adeel :
Sig Explorer Yes but the calculation tool in cross section is/was very faulty.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top