Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Map netlist from GTECH to Technology library

Status
Not open for further replies.

bjbhargav

Newbie level 3
Joined
Oct 7, 2008
Messages
4
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
1,304
Hi,

I am using synopsys DC ultra (topo) for synthesis with provided reference methodology by synopsys,
However, aftert synthesis I got netlist with GTECH components,
How can I map my design to Technology library ?

Thanks,
bj
 

Hi Bhargav,
In synopsys you have .synopsys_dc_setup file. In this file you have to specify your link and target library in order to map your logic to actual library. If you don't specify any library as target and link lib. it will map the logic is its standard GTECH library(generic tech library).
Hope this will solve your problem.......
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top