Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

lzw compression technique in VHDL code

Status
Not open for further replies.

nursafirah

Newbie level 6
Joined
Apr 24, 2014
Messages
14
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
80
hi...

i have a stuck in coding. firstly, i have create some dictionary. which has 4 value. each value have 8 bit. (i have give the coding at the below) and my problem is i want to declare when the output is 2 bit, it set as 0 and for 8 bit, it set as 1. the declaration has write at the last output bit....
im new in vhdl language.. anyone can help me how to solve this coding?

coding:


Code VHDL - [expand]
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
library ieee;
use ieee.std_logic_1164.all;
 
entity COMPRESS is
port (  clk : in bit;
    s   : in bit_vector (7 downto 0);
    m   : out bit );
 
end entity;
architecture dictionary of COMPRESS is
BEGIN
process (s)
begin
 
    if (s <= 0010 0110) then
    m <= "00";
    if (s <= 1111 1010) then
    m <= "01";
    if (s <= 0110 1100) then
    m <= "10";
    if (s <= 0000 0001) then
    m <= "11";
    if (s <= OTHERS) then
    m <= s;
    end if;
end process;

 
Last edited by a moderator:

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top