Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

LVS using netlist from Encounter

Status
Not open for further replies.

dw_man

Junior Member level 3
Joined
Aug 7, 2013
Messages
26
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
188
I am trying to run LVS using a design I created in Encounter but am receiving a number of errors. I have used the >saveNetlist -excludeLeafCells -includePowerGround command to create a netlist which includes VDD and VSS just like the layout.

My standard cells also include VBP and VBN pins which are not connected in the netlist. When I go into the netlist and edit the netlist and connect the VBP pins to VDD and VBN pins to VSS, the errors start to disappear. Is there a way for the tools to do this because it will take a lot of time to do this of every instance in the verilog netlist?

I tried this with a basic design of a couple of gates and with just VDD and VSS connected I was getting lots of mismatches. When I connected all the VBP and VBN to VDD and VSS, the LVS passed.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top