Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

LUT RAMS--virtex4 how to implement

Status
Not open for further replies.

chaitu2k

Member level 3
Joined
Apr 27, 2004
Messages
55
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
501
ram_style=distributed

hi all

i want to implement 16 bit and 28 bit wide memory using LUT RAM...i dont want to use BLOCK RAM using core generator.....

can anyone tell me how or forward some document which gives an insight on how to do so...

cheers
 

echo47

Advanced Member level 5
Joined
Apr 7, 2002
Messages
3,942
Helped
637
Reputation
1,272
Reaction score
88
Trophy points
1,328
Location
USA
Activity points
33,178
Search the Xilinx Constraints Guide for RAM_STYLE DISTRIBUTED.

Here's a Verilog example:
reg [27:0] myram [0:15]; // synthesis attribute RAM_STYLE myram "DISTRIBUTED";

Good luck!
 

vomit

Full Member level 2
Joined
Jun 14, 2002
Messages
148
Helped
14
Reputation
28
Reaction score
4
Trophy points
1,298
Activity points
1,527
Just select the appropriate CoreGen module...

Distributed Memory v7.1

Data sheet: DS230 January 18, 2005
 

preet

Advanced Member level 4
Joined
Jan 10, 2005
Messages
112
Helped
7
Reputation
14
Reaction score
5
Trophy points
1,298
Activity points
905
hello,
u must see "xilinx language template" and there u find how to implement distributed RAM and BLOCK RAM
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top