Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Lowpower querry : Which signals consumer power in the design?

Status
Not open for further replies.

nitint08

Member level 2
Joined
Aug 19, 2011
Messages
50
Helped
17
Reputation
32
Reaction score
16
Trophy points
1,288
Location
Delhi,India
Activity points
1,696
Which signals consumer power in the design?
a) all active signals(i.e. having strengths 0 or 1),
b) all unknown signals having value X and
c) all high impedence signals having values Z.
 

Hi,

If your design is running then
toggling signals consumes power in a design.
because power is consumed due to the cross current, when you are in the transition phase of a logic gate.
(power is also consumed for toggling signals due to the capacity reloading)

Therefore a high ohmic signal may lead to a power consumption, because it could hold the receiving gate in the transition phase and we will have cross current.

In a design you will not have a X (you only will have a X in a simulator (means unknown), in reality it is always defined)


regards
 

Signals are an abstraction and don't consume power. It's like asking how much weight has a soul.

You have to refer to logic devices of a particular technology. quieda answered the question under the (reasonable) assumption that you're dealing with CMOS logic devices.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top