'low skew rate' and 'programable I/O current'

Thread starter ifarmer
Start date Apr 18, 2004

Status: Not open for further replies.

Apr 18, 2004

ifarmer

Junior Member level 2

I am wondering how the FPGA realize, not in software but hardware, the function of 'low skew rate' and 'programable I/O current'.

I guess that, for low skew rate function, FPGA adds a capacitive load on the gate of output buffer; for programable i/O current, FPGA parallel connects several buffers.

I know my idea is quite naive. Anybody can give the truth or rative materal in detail. Thanks.

Regards
Ifarmer

Status: Not open for further replies.

Similar threads

E
Signal I/O standard for GTH and GTR
- Started by engr_joni_ee
- Aug 28, 2023
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
L
Image Encryption and Decryption using VHDL
- Started by Lightning89
- Feb 14, 2024
- Replies: 0
PLD, SPLD, GAL, CPLD, FPGA Design
Z
I need some cheap Zynq FPGA Board.
- Started by Zerox100
- Feb 5, 2024
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
AMD 7Series FPGA Configuration Debugging (INIT_B and DONE pins use)
- Started by dpaul
- Feb 23, 2024
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
M
How do I assign decimal values in verilog?
- Started by mahesh_namboodiri
- Jan 31, 2024
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design

'low skew rate' and 'programable I/O current'

ifarmer

Junior Member level 2

Similar threads

Privacy & Transparency

Privacy & Transparency