Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

LOW POWER COMMUTATOR IMPLEMENTATION USING VERILOG

Status
Not open for further replies.

blowfish

Member level 4
Joined
Jul 20, 2006
Messages
77
Helped
3
Reputation
6
Reaction score
2
Trophy points
1,288
Location
INDIA
Activity points
1,829
verilog commutator

HOW TO IMPLEMENT THE FSM(ROM + COUNTER) IN THE PAPER SHOWN " Low Power Commutator for Pipelined FFT Processors".
I HAVE UPLOADED THE PAPER ALSO . ANY SUGGESTION OR IDEAS REGARDING IMPLEMENTING THIS MODULE .

THANKS IN ADVANCE
 

implementation in verilog

Hi,

Can anyone send me the key concepts involed in low power design of fft processor.

It contains
1. low power commutator
2.low power multiplier
3.low power butterfly
if anyone has worked on it , send me the codes also verilog/vhdl
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top