Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Low noise Op Amp design

Status
Not open for further replies.

tia_design

Advanced Member level 4
Joined
Feb 22, 2005
Messages
113
Helped
4
Reputation
8
Reaction score
1
Trophy points
1,298
Activity points
2,217
Has any body designed low noise Operational Amplifier? In which way you minimized the noise? What i mean is mainly based on CMOS process.
 

sunking

Advanced Member level 3
Joined
May 25, 2004
Messages
874
Helped
70
Reputation
140
Reaction score
23
Trophy points
1,298
Activity points
6,283
Refer to "cmos analog circuit design"
allen
Chap 7
 

yibinhsieh

Full Member level 4
Joined
Apr 25, 2005
Messages
194
Helped
19
Reputation
38
Reaction score
3
Trophy points
1,298
Activity points
2,845
I think the noise is counter-proportional to the device size and you can increase the size to reduce the noise. And you can use large gate length to reduce short channel effect.

Yibin.
 

dog1357

Member level 3
Joined
Dec 17, 2004
Messages
62
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Activity points
531
i remember one saying that PMOS is less noise than NMOS as electrons are moving faster than holes, hence create more noise.
SO for the input stage, PMOS pair is preferred.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top