Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Low-cost , low-jitter clock source for 65MHz ADC

Status
Not open for further replies.

GeoAVR

Member level 2
Joined
Jun 4, 2014
Messages
48
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Activity points
366
Hi,

I m looking for a low-cost, low-jitter clock for High-speed ADC.

The ADC evaluation boards of different manufacturers assume that I can connect a good clock source to the input of the board so they dont provide a solution.

Is there smth that I can use?
 

Your data will only be as good as your clock. If you tell us what you consider "low cost" and "low jitter" then maybe we can make a suggestion.

And if you're too lazy to spell out "something", why would you expect someone to expend any effort to help you?
 

Most modern crystal oscillators have sufficient low jitter.

Some clock sources that shouldn't be used due to excessive jitter:
- PLLs of microprocessors or FPGAs
- programmable crystal oscillators
 
Well, in ADS5553 datasheet is says : "its recommended to use a clock source with low jitter" , so that's why I left that part out.
The only data they give on jitter is Aperture jitter of the ADC = 300fs.

So I guess its not only me that I am lazy but Texas instruments too. Thanks for the help anyways
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top