Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Looking for USB2.0 PHY IP

Status
Not open for further replies.

visualart

Advanced Member level 1
Joined
Dec 21, 2001
Messages
466
Helped
28
Reputation
56
Reaction score
4
Trophy points
1,298
Activity points
3,333
+umc +synopsys +usb core

Looking for USB2.0 PHY IP
I have some IP to exchange with u.
Tia
 

Either is OK.
It is better verilog or schematics
 

no phy constructed by verilog, it's analog design!
 

...but PHY should be an analog ( hence hard ) ip therefore it must be quite foundry dependent...
 
Please refers "www.opencores.com", U can find USB2.0 PHY IP.
 

It is useless in the Opencore
 

I really want to find the USB2.0 transceiver , The
schematic and layout .
 

as i know, usb phy is designed in the pad. and you could get some information from the ip providers, such as globleunichip in Taiwan.
 

Yes, PHY must be designed as an analog block, so must base on one process.
 

can you provide the information of your phy's successful foudry?
 

who can provide the schemetic for us? Tia
 

visualart said:
It is useless in the Opencore

how do you say that?
I made it by using some src of Opencore's
 

bigrice said:
visualart said:
It is useless in the Opencore

how do you say that?
I made it by using some src of Opencore's
I main that the free IP have many trap. and thank u , I got to the IP verified by silicon .
 

The USB 2.0 IP has a combination of Analog and Digital logic design blocks.
The basic analog blocks are Drivers and Pads. While the Digital logic is the USB Core.

You can get one using Synopsys Design Ware. Or for UMC, ISI, GlobalUnichip...etc.
ARC

Thanks,
Gold_kiss
 

Agree with Gold_kiss,the USB 2.0 PHY IP has a combination of Analog and Digital logic design blocks. While the basic analog blocks are not only Drivers and Pads but also Analog PLL for 480Mbps high speed transition.
So it depends on which foundry's process you select.You may ask the foundry for the ip or third-part ip provider.Then you can exchange IP with the provider.
 

Thanks ,gold_kiss & iamchine.
I got to the USB 20 PHY IP verified by silicon .
I main what I shall provide if I design a analog IP. thank u .
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top