Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Agree with Gold_kiss,the USB 2.0 PHY IP has a combination of Analog and Digital logic design blocks. While the basic analog blocks are not only Drivers and Pads but also Analog PLL for 480Mbps high speed transition.
So it depends on which foundry's process you select.You may ask the foundry for the ip or third-part ip provider.Then you can exchange IP with the provider.