Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Looking for information about DFT Rules

Status
Not open for further replies.
DFT Rules

try "Advanced ASIC Chip Synthesis using Synopsys DC, Physical Compiler and PT" book.
 

DFT Rules

Boundary Scan (JTAG) is one of the most popular parts of DfT.
 

Re: DFT Rules

A good starter might be:

h**p://www.caip.rutgers.edu/~bushnell/COURSE/lec23.ppt

It's one of the powerpoint presentations that went into making
"Essentials of Electronic Testing for Digital, Memory, and Mixed-Signal VLSI Circuits"
By Bushnell and Agrawal

John
h**p://www.dftdigest.com
 

DFT Rules

Hi ,
Can any one send the attachment of all dft rules and the solutions.
 

Re: DFT Rules

I'm sorry dbshailesh, but can you be more specific about that which you are applying design-for-test? DFT is too big a big subject for someone to "post all dft rules and the solutions".

John
h**p://www.dftdigest.com
 

Re: DFT Rules

Basic DFT rules include: ( I remember only these)

1. Clock & data should not change at same time.
2. No combinational loopbacks
3. Clock should not feed data input.
 

Re: DFT Rules

I just posted a list of 'top 10 scan design rules' over at DFT Digest. If you're looking for a complete set, and have access to Mentor documentation, you could look in the 'DFT Common Resources Manual' and they have all their DRCs listed.

John
h**p://www.dftdigest.com[/url]
 

    dbshailesh

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top