Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Looking for information about clock tree synthesis

Status
Not open for further replies.

p_shinde

Full Member level 5
Joined
Feb 25, 2006
Messages
292
Helped
6
Reputation
12
Reaction score
2
Trophy points
1,298
Location
tokyo
Activity points
3,455
clock tree synthesis

hey frenz,

can any one give breif description abt clock tree synthesis..............??/


regards
vasu
 

Re: clock tree synthesis

hi
CTS..

you have a lots of flipflops and single clock pin will drive all this clocks.. so need to have a tree structure... such that the delay from clock pin to all flipflops must be same.... so it will route a h-tree or cluster to maintain this delay equal..and thatis the clock latency you are giving..


Regards
Shankar
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top