Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
you have a lots of flipflops and single clock pin will drive all this clocks.. so need to have a tree structure... such that the delay from clock pin to all flipflops must be same.... so it will route a h-tree or cluster to maintain this delay equal..and thatis the clock latency you are giving..
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.