Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
It is very useful for verification.. it has got some useful features like constrained random generation, assertion based verification, wrappers(here we can wrap all the signals in a bundle , and call it as a bus or something else.. and we can use this bus wherever it is required...no need to declare inputs outputs in the module )... like lots of features are available in sv for verification