Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

looking for Floorplan Compiler in pdf

Status
Not open for further replies.

mike_6281

Newbie level 4
Joined
Jul 26, 2003
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
37
Floorplan Compiler

Hi Gang,

If someone has a floorplan compiler user's guide in PDF you could you either post it or email it to me???

Thanks a bunch!!


Mike
 

wllee

Member level 1
Joined
Nov 26, 2001
Messages
34
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
66
here maybe you need!!!

Maybe this document is you need!
 

nanako

Member level 5
Joined
Jul 20, 2001
Messages
91
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
828
may i know what are the features for floorplan compiler

thx
 

crystal

Advanced Member level 4
Joined
Jun 12, 2003
Messages
117
Helped
6
Reputation
12
Reaction score
2
Trophy points
1,298
Activity points
1,008
Floorplan Compiler does the following:

- provides infor on the performance & capacity of your full-chip
- provides physical design infor like:
>> placement of blocks, cells, hard macros & black boxes
>> power routing
>> top-level clock planning
>> pin assignment and buffer insertion
>> in place optimization
>> budgeting
-provides analysis functions:
>> power network
>> partitioning
>> congestion
>> timing
 

nanako

Member level 5
Joined
Jul 20, 2001
Messages
91
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
828
crystal said:
Floorplan Compiler does the following:

- provides infor on the performance & capacity of your full-chip
- provides physical design infor like:
>> placement of blocks, cells, hard macros & black boxes
>> power routing
>> top-level clock planning
>> pin assignment and buffer insertion
>> in place optimization
>> budgeting
-provides analysis functions:
>> power network
>> partitioning
>> congestion
>> timing

i mean feature for the lic not the function of floorplan compiler. sorry for the misunderstanding
 

zackwang

Member level 1
Joined
Sep 29, 2002
Messages
35
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
122
crystal said:
Floorplan Compiler does the following:

- provides infor on the performance & capacity of your full-chip
- provides physical design infor like:
>> placement of blocks, cells, hard macros & black boxes
>> power routing
>> top-level clock planning
>> pin assignment and buffer insertion
>> in place optimization
>> budgeting
-provides analysis functions:
>> power network
>> partitioning
>> congestion
>> timing

synopsys get Avant!
so they has the same product Jupiter.

Somebody say Synopsys will left FPC ,but FPC will be improve from Jupiter.
Maybe later 2003.12 FPC will change much.
 

Vasily

Member level 2
Joined
Oct 14, 2001
Messages
52
Helped
1
Reputation
4
Reaction score
1
Trophy points
1,288
Activity points
301
Re: Floorplan Compiler

URGENT NEED S$nops$s Floorplan Compile software !!!


FTP etc. Any variants!

Thank you

Vasily
 

wadaye

Full Member level 4
Joined
Jun 18, 2004
Messages
213
Helped
12
Reputation
24
Reaction score
2
Trophy points
1,298
Activity points
1,906
As you know, synopsys have FPC and Jupiter. And you can see the both

in GALAXY1, but only Jupiter left in GALAXY2.

Synopsys sales now only advise company buy Jupiter. So I think maybe

synopsys will abandon FPC sooner or later.

wang1
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top