Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Looking for documents about CMOS reliability issues

Status
Not open for further replies.

Nugget

Newbie level 4
Joined
Jan 21, 2005
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
56
Reliability Check

Could anybody offer me some material or paper on CMOS reliability issue such as NCS ( non conducting stress ) HCS ( hot carrier stress) ? I won't plan to have deep understanding but it is better to show me some picture.
Thanks
 

Re: Reliability Check

Many of the major semiconductor vendors have documents on their web sites describing wearout mechanisms. The major wearout mechanisms in CMOS are:

Electromigraion -- metal layers voiding by current flow
Stress migration -- metal layers voiding because of mechanical stress
Hot Carrier -- NMOS, NPN degradation caused by high energy carriers
NBTI -- (Negative Bias Temperature Instability) PMOS devices
TDDB -- Time Dependent Dielectric Breakdown (gate oxide, capactior oxide)

I did a Goggle Search for "semiconductor failure mechanisms" and got about 106K hits. Looking through these I see several from major manufactures:

https://www.mitsubishichips.com/reliability/
**broken link removed**

I would suggest you look around the web and see what is available for free and then you could also search Amazon or BarnsandNoble for books that are available on Semiconductor Failure Mechanisms.

Dr.Prof
 

Re: Reliability Check

A starting point may be the JEDEC JESD28-A document. It lists the testing methodology for hot carrier testing, parameter degradation and lifetime extrapolation. For normal CMOS devices it is a good starting point. I am not sure if this document cover both NMOS/PMOS devices. There is slight differences in the methodology. Also, high voltage devices may not behave as shown ideally as in the standard.

Brendan
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top