this IP core is wonderful !But is is written by VHDL! Here is a verilog IP core,and it is synthesisable! You can download it at:IanP said:You can have it from here:
I have used it my design with Altera FPGA !xwcwc1234 said:To IanP,
Did you use this 8051 IP before ? Any bug found ?