Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Logic path delay for mux with enable line

Status
Not open for further replies.

rahulgbe

Newbie level 3
Joined
Jan 28, 2006
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,313
Hi,
I have a basic doubt regarding the timing calculation for a multiplexer with an enable input. The mux is a part of the combinational logic path between a set of input and output registers.
I need to find the maximum logic delay in this path in order to compute the max clock frequency, as well as any hold time violations.
How are the mux 'delay from data' or 'delay from enable' to be used for finding the logic path delay?
 

anjali

Full Member level 3
Joined
Aug 16, 2005
Messages
173
Helped
14
Reputation
28
Reaction score
6
Trophy points
1,298
Activity points
3,033
max operating freq = 1 / { max(path delay from ip to op, path delay from en to op) }

for any circuit this is the way.
 

blanket

Junior Member level 3
Joined
Jan 14, 2003
Messages
28
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
310
In fact, the most accurate of the equations that represent the maximum amount of time allowed for your logic circuit to compute the outputs is given by:

T(max delay of combo logic) <= T(clock) – Tsetup – Tc-q – Tskew

Find out from above T(clock) whose inverse will give the max. operating frequency
 

incisive

Member level 4
Joined
Jul 22, 2005
Messages
78
Helped
4
Reputation
8
Reaction score
0
Trophy points
1,286
Activity points
1,798
Hey here the max freq would be

1/delay for the mux(enale) ip to op
thats all,

the setup time for the reg should be enough than the delay between the mux.
 

tigerajs

Member level 3
Joined
Feb 8, 2006
Messages
55
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,638
yes i think so
anjali said:
max operating freq = 1 / { max(path delay from ip to op, path delay from en to op) }

for any circuit this is the way.

MODERATOR ACTION: Warning #3 - Do not make useless posts.
 

funzero

Full Member level 4
Joined
Nov 19, 2004
Messages
198
Helped
13
Reputation
26
Reaction score
5
Trophy points
1,298
Activity points
1,304
If your enable pin will hold constant at operation time .
you can set case analysis 1 enable_pin the do STA , and then set case analysis 0 and do STA again . TA tool will decided the longest path .
If not , just do STA .
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top