Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Logic markers for stopping clock propagation

Status
Not open for further replies.

huckle189

Newbie level 5
Newbie level 5
Joined
Jun 22, 2011
Messages
8
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,339
Hi

Newbie question:

What are logic markers? How do they work? In my little understanding, they stop the clock propagation. How can a logic gate (like nor gate) stop the propagation of clock?
Will the clock not still propagate?

-thanks
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top